

Monday, October 8th

8.30-9.00 **Registration**

9.00-9.30 **Opening session**

Room: Sala Mascagni

9.30-10.30 **Keynote** - Giovanni De Micheli (EPFL Switzerland): Cyber-Medical systems: requirements, components, design

Chair: Dominique Borrione (Univ. Grenoble-Alpes, France)

Room: Sala Mascagni

10.30-11.00 Coffee break

11.00-12.20 **Session 1:** Emerging technologies and computing paradigms

Chair: Andrea Calimera (Politecnico di Torino, Italy)

Room: Sala Mascagni

11.00 - Swagata Mandal, Debjyoti Bhattacharjee, Yaswanth Tavva and Anupam Chattopadhyay: **ReRAM-based In-Memory Computation of Galois Field Arithmetic**

11.20 - Md Adnan Zaman and Srinivas Katkoori: **Minimizing Performance and Energy Overheads Due to Fanout in Memristor based Logic Implementations**

11.40 - Juinn-Dar Huang, Chia-Hung Liu and Wei-Hao Yang: **Versatile Ring-Based Architecture and Synthesis Flow for General-Purpose Digital Microfluidic Biochips**

12.00 - Francesco Barchi, Gianvito Urgese, Andrea Acquaviva and Enrico Macii: **Directed Graph Placement for SNN simulation into a multi-core GALS architecture**

Special session 1: IoT for health, wellness and personal assistance

Chair: Daniel Chillet (IRISA, France)

Room: Sala Ponchielli

11.00 - Reza Ranjandish and Alexandre Schmid: **Implantable IoT System for Closed-Loop Epilepsy Control based on Electrical Neuromodulation**

11.20 - Marc Souchaud, Pierre Jacob, Camille Simon-Chane, Aymeric Histace, Maurice Tchuente and Denis Sereno: **Mobile Phones Hematophagous Diptera Surveillance in the field using Deep Learning and Wing Interference Patterns**

11.40 - Julien LeKernec, Francesco Fioranelli, Shufan Yang, Jordane Lorandel and Olivier Romain: **Radar for assisted living in the context of Internet of Things for Health and beyond**

12.00 - Achraf Lamlih, Philippe Freitas, Mohamed-Moez Belhaj, Vincent Kerzerho, Fabien Soulier, Serge Bernard, Tristan Rouyer, Sylvain Bonhommeau and Jérémie Salles: **A Hybrid Bioimpedance Spectroscopy Architecture for a Wide Frequency Exploration of Tissue Electrical Properties**

12.20-13.30 Lunch

13.30-14.30 **Keynote** - Yervant Zorian (Synopsys, USA): Test & reliability challenges in the internet of things

Chair: Franco Fummi (Univ. Verona)

Room: Sala Mascagni

14.30-16.00 PhD forum

Chair: Sara Vinco (Politecnico di Torino, Italy)

Room: Sala Mascagni (2-slide presentation); Foyer (Posters)

Vojtech Mrazek: **Evolutionary Algorithms in Synthesis of Approximate Circuits**
Lida Kouhalvandi: **Optimizations for Improving Efficiency-Accuracy of Approximate Computing Circuits**
Douglas Rossi de Melo: **Interconnection Architecture for Dependable Multicore Systems**
Alexandra Zimpeck: **Reliability-Oriented Approaches to Mitigate Process Variations and Soft Errors on FinFET Technologies**
Florenc Demrozi: **Virtual Coaching for Assisting Activities of Daily Life**
Alessandro Danese: **System-level functional and extra-functional characterization of SoCs through assertion mining**
Anastasis Keliris: **Automating Cybersecurity Studies of Industrial Control Systems (**)**
Vijender Kumar Sharma : **Nonlinear Modeling and Analysis of Power Delivery Network using Volterra Series**
Abhijit Das : **Optimising NoC in Many-Core Systems**
Muhammad Awais: **Design Space Exploration for Approximate Circuits Synthesis**
Debjyoti Bhattacharjee: **Synthesis, Technology mapping and Optimization for Emerging Technologies**
Freddy Forero: **New Defect Model for Interconnect Open Defect in FinFET Digital Gates**
Zahira Perez Rivera: **An optimization algorithm of circuit performance under local intra-die process variations**

15.30-16.00 Coffee break

16.00-17.00	<p>Session 2: Digital architectures: NoC, multi- and many-core, hybrid, and reconfigurable</p> <p><i>Chair: Ian O'Connor (Univ. Lion, France)</i></p> <p>Room: Sala Mascagni</p>	<p>Session 3: Prototyping, verification, modeling, and simulation: from digital to analog circuits</p> <p><i>Chair: Katell Morin-Allory (Univ. Grenoble-Alpes, France)</i></p> <p>Room: Sala Ponchielli</p>
	<p>16.00 - <i>Simi Zerine Sleeba, John Jose, Maurizio Palesi, Rekha K. James and Mini Nair</i>. Traffic Aware Deflection Rerouting Mechanism for Mesh Network on Chip (*)</p>	<p>16.00 - <i>Ernesto Sanchez, Pasquale Davide Schiavone, Annachiara Ruospo, Francesco Minervini, Florian Zaruba, Germain Haugou and Luca Benini</i>. An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study</p>
	<p>16.20 - <i>Evelina Forno, Andrea Acquaviva, Yuki Kobayashi, Enrico Macii and Gianvito Urgese</i>. A Parallel Hardware Architecture For Quantum Annealing Algorithm Acceleration</p>	<p>16.20 - <i>Utkarsh Gupta, Irina Iliaeva, Vikas Rao, Arpitha Srinath, Priyank Kalla and Florian Enescu</i>. On the Rectifiability of Arithmetic Circuits using Craig Interpolants in Finite Fields (*)</p>
	<p>16.40 - <i>Shahzad Muzaffar and Ibrahim Elfadel</i>. An Instruction Set Architecture for Low-power, Dynamic IoT Communication</p>	<p>16.40 - <i>Naoki Ojima, Toru Nakura, Tetsuya Iizuka and Kunihiro Asada</i>. A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion (*)</p>

17.00-17.30 Transfer to city tour (1st meeting point: hotel lobby)

17.30-19.30 City tour (2nd meeting point: Vittorio Emanuele statue - Piazza Bra)

19.30-21.30 Welcome reception: Pizzeria Corte Farina

Tuesday, October 9th

9.00-9.30 **Registration**

9.30-10.30 **Keynote** - Valeria Bertacco (University of Michigan, USA): Re-imagining scalable system design

Chair: Masahiro Fujitsu (Univ. Tokyo, Japan)

Room: Sala Mascagni

10.30-11.00 Coffee break

11.00-12.20 **Session 4:** Variability, reliability, and test

Chair: Matteo Sonza Reorda (Politecnico di Torino, Italy)

Room: Sala Mascagni

11.00 - Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda and Jan-Gerd Mess: **An analysis of test solutions for COTS-based systems in space applications (*)**

11.20 - Andrés Felipe Gómez, Freddy Forero, Victor Champac and Kaushik Roy: **Robust Detection of Bridge Defects in STT-MRAM Cells Under Process Variations (*)**

11.40 - Leonardo H. Brendler, Alexandra L. Zimpeck, Cristina Meinhardt and Ricardo Reis. **Evaluating the Impact of Process Variability and Radiation Effects on Different Transistor Arrangement**

12.00 - Zahira Perez, Hector Villacorta and Victor Champac: **An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations.**

Session 5: Hardware security

Chair: Lilian Bossuet (Univ. St. Etienne, France)

Room: Sala Ponchielli

11.00 - Suyuan Chen and Ranga Vemuri: **On the Effectiveness of the Satisfiability Attack on Split Manufactured Circuits**

11.20 - Konstantin Braun, Tim Fritzmann, Georg Maringer, Thomas Schamberger and Johanna Sepulveda. **Secure and Compact Full NTRU Hardware Implementation**

11.40 - Ming Ming Wong, Vikramkumar Pudi and Anupam Chattopadhyay: **Lightweight and High Performance SHA-256 using Architectural Folding and 4-2 Adder Compressor**

12.00 - Anastasis Keliris, Charalambos Konstantinou, Marios Sazos and Michail Maniatakos: **Low-budget Energy Sector Cyberattacks via Open Source Exploitation (*)**

12.20-13.30 Lunch

13.30-14.30 **Session 6:** Machine learning and emerging technologies for low-power and energy efficient SoC design

Chair: Mirko Loghi (Univ. Udine, Italy)

Room: Sala Mascagni

13.30 - Edouard Giacomini and Pierre-Emmanuel Gaillardon. **Differential Power Analysis Mitigation Technique Using Three-Independent-Gate Field Effect Transistors**

Special session 2: Design understanding

Chair: Heinz Riener (EPFL, Switzerland)

Room: Sala Ponchielli

13.30 - Gianluca Martino, Gorschwin Fey: **Advantages of automatic generation and selection of temporal-logic properties**

13.50 - <i>Valentino Peluso and Andrea Calimera</i> . Energy-Driven Precision Scaling for Fixed-Point ConvNets (*)	13.50 - <i>Tara Ghasempouri, Jaan Raik</i> : An improvement of assertion-based verification: How can assertions be more readable?
14.10 - <i>Osman Elgawi</i> . Pipelined Machine Learning Accelerator Implemented on FPGA	14.10 - <i>Swen Jacobs</i> : System specifications and environment assumptions in reactive synthesis

14.30-16.00 **Panel session:** Computation-in-memory: Hype or Hope?
Moderator: Said Hamdioui (TU Delft)
Room: Sala Mascagni

Panelists:
Ilan O'Connor (Univ. Lyon, France)
Mehdi Tahoori (Karlsruhe Institute of Technology, Germany)
Henri-Pierre Charles (CEA, France)
Lionel Torres (Lirimm, France)

16.00-16.30 Coffee break

16.30-22.00 Wine tour + Gala dinner (Meeting point: hotel lobby)

Wednesday, October 10th

9.00-9.30 **Registration**

9.30-10.30 **Keynote** - *Heinz Koepl (TU Darmstadt, Germany)*: Computational challenges in the design automation for synthetic biology
Chair: Manfred Glesner (TU Darmstadt, Germany)
Room: Sala Mascagni

10.30-11.00 Coffee break

11.00-12.20 Special session 3: Neuromorphic computing - from robust hardware architectures to testing strategies <i>Chair: Lorena Anghel (Univ. Grenoble-Inp, France)</i> Room: Sala Mascagni	11.00-12.20 Special session 4: Non-volatile emerging memories - breaking down the memory wall <i>Chair: Lionel Torres (Lirimm, France)</i> Room: Sala Ponchielli
11.00 - <i>Benoît Miramond</i> : Neuromorphic architectures, a bridge between machine learning and brain-inspired computing	11.00 - <i>Ian O'Connor, Mayeul Cantan, Cédric Marchand, Bertrand Vilquin, Bastien Giradu, Jean-Philippe Noël, Stefan Slesazeck, Evelyn Breyer, Thomas Mikolajick, Adrian Ionescu and Igor Stolichnov</i> . Prospects for energy-efficient edge computing with integrated HfO₂-based ferroelectric devices

11.15 - <i>Elisa Vianello</i> : Phase Change Memory and Metal Oxide Resistive Memory as Artificial Synapses in Spiking Neural Networks	11.20 - <i>Erya Deng, Zhaohao Wang, Wang Kang, Shaoqian Wei and Weisheng Zhao</i> . Multi-bit nonvolatile flip-flop based on NAND-like spin transfer torque MRAM
11.30 - <i>Elena-Ioana Vatajelu</i> : On the Design of Spiking Neural Networks	11.40 - <i>Sophiane Senni, Frederic Ouattara, Jad Modad, Kaan Sevin, Guillaume Patrigeon, Pascal Benoit, Pascal Nouet, Lionel Torres, François Duhem, Gregory Di Pendina and Guillaume Prenat</i> . From Spintronic Devices to Hybrid CMOS/Magnetic System On Chip
11.45 - <i>Lorena Anghel</i> : Robustness of Spiking Neural Networks	12.00 - <i>Mathieu Moreau, Eloi Muhr, Marc Bocquet, Jean-Michel Portal, Bastien Giraud, Hassen Aziza, Jean-Philippe Noel and Henri-Pierre Charles</i> . Reliable ReRAM-based logic operations for computing in memory
12:00 - <i>Giorgio DiNatale</i> : Testability Aspects of Spiking Neural Networks	

12.20-13.30 Lunch

13.30-14.30	<p>Session 7: Embedded and cyberphysical systems: architecture, design, and software</p> <p><i>Chair: Fatih Ugurdag (Ozyegin Univ., Turkey)</i></p> <p>Room: Sala Mascagni</p>	<p>Session 8: CAD: Synthesis and analysis</p> <p><i>Chair: Viktor Kravetz (IBM, USA)</i></p> <p>Room: Sala Ponchielli</p>
13.30	<p><i>Stefano Aldegheri, Silvia Manzato and Nicola Bombieri</i>. Enhancing Performance of Computer Vision Applications on Low-Power Embedded Systems Through Heterogeneous Parallel Programming</p>	<p>13.30 - <i>Anna Bernasconi, Antonio Boffa, Linda Pagli and Fabrizio Luccio</i>. Two Combinatorial Problems on the Layout of Switching Lattices</p>
13.50	<p><i>Luiz Antonio De Oliveira Junior and Edna Barros</i>. An FPGA-based Hardware Accelerator for Scene Text Character Recognition</p>	<p>13.50 - <i>Luca Stornaiuolo, Marco Rabozzi, Marco Domenico Santambrogio, Donatella Sciuto, Giulio Stramondo, Catalin Bogdan Ciobanu and Ana Lucia Varbanescu</i>: HLS Support for Polymorphic Parallel Memories</p>
14.10	<p><i>Rahul Shrestha and Ashutosh Sharma</i>. VLSI-Architecture of Radix-2/4/8 SISO Decoder for Turbo Decoding at Multiple Data-rates</p>	<p>14.10 - <i>Valerio Tenace and Andrea Calimera</i>. Inferential Logic: a Machine Learning Inspired Paradigm for Combinational Circuits</p>
14.30-16.00	<p>Poster session</p> <p><i>Chair: Alessandro Danese (Univ. Verona, Italy)</i></p> <p>Room: Foyer</p>	
	<p><i>Kaori Matsumoto, Tetsuya Hirose, Hiroki Asano, Yuto Tsuji, Yuichiro Nakazawa, Nobutaka Kuroki and Masahiro Numa</i>: An ultra-low power active diode using a hysteresis common gate comparator for low-voltage and low-power energy harvesting systems</p>	
	<p><i>Mubashir Hussain and Hui Guo</i>: A Bandwidth-Aware Authentication Scheme for Packet-Integrity Attack Detection on Trojan Infected NoC</p>	

*Serhiy Avramenko, Massimo Violante, Siavoosh Payandeh Azad, Behrad Niazmand, Maksim Jenihhin and Jaan Raik: **Upgrading QoSInNoC: Efficient Routing for Mixed-Criticality Applications and Power Analysis***

*Anna Bernasconi, Valentina Ciriani and Luca Frontini: **Testability of Switching Lattices in the Stuck at Fault Model***

*Muhammad Awais, Hassan Ghasemzadeh Mohammadi and Marco Platzner: **An MCTS-based Framework for High-Level Synthesis of Approximate Circuits***

*Steve Bigalke and Jens Lienig: **FLUTE-EM: Electromigration-Optimized Net Topology Considering Currents and Mechanical Stress***

*Keerthikumara Devarajegowda and Wolfgang Ecker: **Meta-model Based Automation of Properties for Pre-Silicon Verification***

*Stefano Centomo, Marco Panato and Franco Fummi: **Cyber-physical Systems Integration in a Production Line Simulator***

*Yakup Murat Mert: **Key Architectural Optimizations for Hardware Efficient JPEG-LS Encoder***

*Florenc Demrozi, Kevin Costa, Federico Tramarin and Graziano Pravadelli: **A graph-based approach for mobile localization exploiting real and virtual landmarks***

*Mahdi Tala and Davide Bertozzi: **Understanding the design space of wavelength-routed optical NoC topologies for energy-per-bit optimization***

*Mahabub Hasan Mahalat, Nikhil Ugale, Rohit Shahare and Bibhash Sen: **Design of Latch based Configurable Ring Oscillator PUF targeting Secure FPGA***

*Gionata Benelli, Gabriele Meoni and Luca Fanucci: **A low power keyword spotting algorithm for memory constrained embedded systems***

15.30-16.00 Coffee break

16.00-16.30 **Award ceremony - closing remarks**

Room: Sala Mascagni

* Best Paper Candidate

** PhD contribution scheduled during the poster session on wed 10 at 2:30pm, due to unavailability of the speaker on Mon 8